| |||||||
| Anandtech RSS News on articles from Anandtech. |
![]() |
| | LinkBack | Thread Tools | Display Modes |
| | #1 (permalink) | |
| Pat Gelsinger reveals Intel's future server plans, including their new Xeon cores with up to 16MB of on-die cache and approximately 1.3 billion transistors.http://www.anandtech.com/tradeshows/showdoc.aspx?i=2508 | ||
| | | |
![]() |
| Bookmarks |
| Thread Tools | |
| Display Modes | |
| |
Similar Threads | ||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| The Register // Codename cornucopia reveals Intel's 65nm CPU plans | Gizmo | The Register RSS | 0 | 06-December-05 05:18 AM |
| Ars Technica // Fall IDF 2005: Intel's unified processor architecture | Gizmo | Ars Technica RSS | 0 | 24-August-05 03:41 AM |
| Anandtech // Fall IDF 2005 - Day 1: Intel's New Architecture Details Revealed | Gizmo | Anandtech RSS | 0 | 23-August-05 03:40 PM |
| Anandtech // Fall IDF 2005 - Day 1: Pictures of Intel's Next Generation CPUs | Gizmo | Anandtech RSS | 0 | 23-August-05 03:40 PM |
| Anandtech // IDF Spring 2005 Day 1 - Gelsinger Speaks, nForce4 Intel and more | Gizmo | Anandtech RSS | 0 | 02-March-05 01:01 PM |