| |||||||
| Anandtech RSS News on articles from Anandtech. |
![]() |
| | LinkBack | Thread Tools | Display Modes |
| | #1 (permalink) | |
| UPDATED. Just after Intel's opening keynote of the conference, they have provided us with some more detailed information on their new microprocessor architecture. Features include a 14-stage pipeline, a shared L2 cache and a very wide 4-issue core.http://www.anandtech.com/tradeshows/showdoc.aspx?i=2504 | ||
| | | |
![]() |
| Bookmarks |
| Thread Tools | |
| Display Modes | |
| |
Similar Threads | ||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Anandtech // Fall IDF 2005 - Day 2: More Details on VIIV and Next-Gen Architecture | Gizmo | Anandtech RSS | 0 | 25-August-05 03:42 AM |
| Anandtech // Fall IDF 2005 - Day 2: Pat Gelsinger Reveals Intel's Server Plans | Gizmo | Anandtech RSS | 0 | 24-August-05 03:42 PM |
| Ars Technica // Fall IDF 2005: Intel's unified processor architecture | Gizmo | Ars Technica RSS | 0 | 24-August-05 03:41 AM |
| Anandtech // Fall IDF 2005 - Day 1: Intel Introduces new Microprocessor Architecture | Gizmo | Anandtech RSS | 0 | 23-August-05 03:40 PM |
| Anandtech // Fall IDF 2005 - Day 1: Pictures of Intel's Next Generation CPUs | Gizmo | Anandtech RSS | 0 | 23-August-05 03:40 PM |